Abstract-Rate-compatible low-density parity-check (LDPC) codes obtained from the class of array LDPC codes are presented. The design methodology described herein retains practical advantages of array LDPC codes such as excellent performance and efficient encodability across all the codes in a rate-compatible family. Different codes in the rate-compatible family can be specified by a small number of parameters and constructed algebraically with a small amount of preprocessing. The ratecompatible codes can be decoded using a generic decoder architecture, leading to efficient implementations. These properties make the codes attractive for use in DSL systems that need to support a large number of code parameters to cope with channel variability.
INTRODUCTION
Rate-compatible punctured convolutional (RCPC) codes were introduced in [1] as families of codes in which higher-rate codes within a family are obtained by puncturing a single convolutional code of lower rate. In general, rate-compatible codes exhibit different code rates and error-correction capabilities but can nonetheless be encoded and decoded using the same encoder and decoder structures. Hence, rate-compatibility facilitates efficient implementations for applications requiring the use of a variety of codes with many different lengths and rates.
Puncturing techniques to achieve rate compatibility were also proposed for turbo codes [2] , leading to the class of ratecompatible punctured turbo (RCPT) codes (see [3] and the references therein). Nowadays it is widely recognized that lowdensity parity-check (LDPC) codes [4, 5] achieve a performance that is similar to, if not better than, that of turbo codes even for short block lengths, and, as such, represent an alternative to turbo codes for capacity-approaching transmission over a variety of communication channels. Consequently, the design of rate-compatible LDPC codes constitutes a topic of considerable practical interest.
In this paper, we address the problem of the design of ratecompatible LDPC codes for digital subscriber line (DSL) transmission systems. Our motivation is twofold. First, capacityapproaching codes such as LDPC codes offer the promise of substantial performance gains for next-generation DSL systems [6] . Second, LDPC codes have been shown to allow a wide range of trade-offs between latency, complexity, and system performance for DSLs, where a large number of code parameters need to be supported in order to cope with the variability in channel conditions and service requirements. Here we focus on the rate-compatibility aspects of LDPC codes and describe a class of rate-compatible codes that is particularly suitable for DSL systems.
It is important that rate-compatible LDPC codes possess the same advantages in encoding and decoding structures as outlined above for the convolutional and turbo-code-based solutions. This means that easily encodable classes of LDPC codes are of interest. Moreover, the codes must enable efficient decoding of all members of the family without incurring additional implementation complexity.
A partial solution to this problem has recently been proposed in [7] , where it was shown that a family of LDPC codes can be obtained by optimally puncturing a single low-rate LDPC code and that optimizing the puncturing pattern leads to a performance gain over using random puncturing patterns. The performance metric used therein for optimizing the puncturing is a channel parameter called "threshold" [8] , which is meaningful only asymptotically as the code length and number of decoding iterations tend to infinity. Furthermore, the specification of families of such randomly constructed rate-compatible punctured LDPC codes would require storage of a paritycheck matrix per family, incurring a substantial cost in implementation complexity. While the best-performing LDPC codes are typically obtained using random constructions, it is desirable to construct families of LDPC codes that can be specified with a small number of parameters and still offer good performance. Therefore, the design of practical rate-compatible LDPC codes remains an open issue.
Here we tackle this problem from a different perspective by focusing on obtaining codes of short to medium block lengths. We present the design of a family of rate-compatible LDPC codes that has several desirable properties. The proposed design builds upon the array-code construction of LDPC codes introduced in [9] and developed further in [6] . Our approach retains the practical advantages associated with the codes of [6] , including excellent performance, linear-time encodability, deterministic construction requiring only a small preprocessing effort, and code specification via a small number of parameters.
II. RATE COMPATIBILITY OF LDPC CODES
A binary (N,K) LDPC code is a linear block code of codeword length N and information block length K that is defined by a sparse M × N parity-check matrix H, where M denotes the number of parity-check equations. Basic definitions regarding LDPC codes and their decoding by the sum-product algorithm can be found in [4, 5] . The parity-check matrix will be used in this paper also to specify rate-compatible LDPC codes.
Rate compatibility for LDPC codes can be achieved in a manner similar to the convolutional-coding case [1] by puncturing code symbols. Let the "puncturing pattern" used to generate the code at the -th "puncturing level" be described by an 
or equivalently if
In other words, within a family of rate-compatible LDPC codes, all code bits of a high-rate code are also code bits for the lower-rate codes. These conditions hold for block codes in general.
The effect of puncturing in LDPC codes is of a different nature than that in (nonsystematic) RCPC codes or (systematic) RCPT codes. As a code symbol generally enters a number of parity-check equations, its nontransmission affects sumproduct decoding at the nodes corresponding to these parity checks. One approach for dealing with this situation is to introduce erasures for the punctured symbols during decoding. This, however, usually leads to severe performance degradation if many symbols are erased [10] . It is therefore appropriate to augment the puncturing of code symbols with the pruning of parity-check equations.
Let the code rate of the nonpunctured code be 1
and that of the punctured code
Here N ∆ and M ∆ are nonnegative integers that denote the number of punctured symbols and pruned parity-check equations, respectively. It is easily seen that for given N ∆ , r r ′ ≥ is satisfied provided that
In this paper, parity-check matrices that exhibit an upper triangular form are considered:
where x denotes either a 0 or a 1. It is known that this specific form is suitable for efficient linear-time LDPC encoding [6, 11] . The encoding procedure is carried out by associating the first N K − columns of H with parity bits and the remaining K columns with systematic (information) bits.
Assume, first, that only parity symbols are punctured. According to (3) , at a minimum, pairs of symbol and check nodes can be removed in the Tanner graph associated with the code, so 1 M N ∆ = ∆ = . A simple strategy, therefore, consists of discarding columns (rows) of the H matrix starting from the left (top), resulting in a family of nested parity-check matrices: 1 0 1 .
Other nested structures can, in general, be obtained under the constraint given by (3) .
Puncturing parity as well as systematic code bits was proposed in connection with the design of RCPT codes, e.g., [3] . For LDPC coding, the puncturing of systematic bits can also be envisaged as a means to achieve code rates other than those imposed by the constraint of puncturing parity bits only.
Parity-check matrices suitable for defining families of ratecompatible LDPC codes can be constructed according to (4) in a number of ways. Random constructions typically yield good performance but the specification as well as the implementation of the codes thus obtained are usually quite complex. Therefore, deterministic constructions that avoid these drawbacks may be preferable, even at the expense of some loss in performance. The array-code based LDPC codes described in the next section offer such a solution for deterministic construction. Their advantage for DSL applications will be discussed in more detail in Section IV.
III. RATE -COMPATIBLE ARRAY LDPC CODES
A class of codes known as "array" codes was developed for detecting and correcting burst errors [12] . Viewing array codes as binary codes renders their parity-check matrix sparse, leading to the class of array LDPC codes [9] . It is therefore possible to design a family of LDPC codes whose underlying construction technique is algebraic or deterministic in nature. Furthermore, by design, the array LDPC codes preclude the occurrence of any 4-cycles in their corresponding Tanner graph. This property is known to be desirable to achieve good performance with LDPC codes. 1 The array-code parity-check matrix is specified by three parameters: a prime number p and two integers k and j such that k, j [ p. It has dimensions jp % kp and is given by 
1 Other deterministic or semi-deterministic constructions of LDPC codes exist and could be used to develop similar rate-compatible designs. They will, however, not be considered in this paper.
where I is the p % p identity matrix and α is a p % p permutation matrix representing a single left or right cyclic shift of I. Powers of α in H A indicate multiple cyclic shifts, with the number of shifts given by the value of the exponent.
To achieve efficient linear-time encoding for array-like LDPC codes, it was proposed in [6] to transform the paritycheck matrix (6) into the following triangular form 
where O is the p % p null matrix. Clearly, H is now also suitable for rate-compatible LDPC coding as defined in Section II. The LDPC codes defined by H in (7) have a codeword length N = kp, M = jp parity checks, and an information block length K = (k -j)p. Also, H is 4-cycle free. Note that the triangular form induces a slight irregularity in the initially regular LDPC code. Indeed, the variable-node and check-node degree distributions [13] are given by 
respectively. For simplicity, codes defined by parity-check matrices of the form given in (7) will henceforth also be referred to as array-code based LDPC codes or array LDPC codes.
The performance achieved by the array LDPC codes as defined in (7) and punctured according to (5) has been investigated by simulation. It is meaningful to compare the performance of the punctured codes with that of randomly constructed codes of similar lengths and code rates. Our simulation results show that the punctured codes achieve essentially as good a performance as random codes do. Some performance degradation is observed for the punctured array LDPC codes for short block lengths. An illustrative example is now discussed. Figure 1 shows the bit-error and block-error rate performance for a (999,888) LDPC code of rate 0.888 obtained by the above puncturing technique starting with a (1369,1184) array LDPC code of rate 0.864. The latter code has parameters 5 j = and 37 k p = = , and after puncturing yields the (999, 888) code with a maximum column weight of 3. Performance is compared with that of a 3 j = LDPC code without any 4-cycles and with the same code and information block lengths but obtained via a random construction [14] . It is seen that similar performance is achieved in both cases, but that the punctured array code exhibits a small performance loss at high signal-to-noise ratios. Figure 2 illustrates the bit-error and block-error rate performance of the original, nonpunctured, (1369,1184) array LDPC code, together with the performance of the (1332,1184) and (999, 888) codes obtained from this mother code via puncturing. This example shows that puncturing leads to a progressive loss in performance as the code rate increases and the code length decreases.
IV. APPLICATION TO DSL TRANSMISSION
To understand why rate-compatible array LDPC codes are meaningful for the DSL application, it is appropriate to recall briefly some basic features of DSL systems. Each DSL connection begins with a determination of the channel conditions by the receiver, which then selects the appropriate code parameters and must communicate them to the transmitter. The channel conditions encountered by a DSL connection can change throughout the duration of the connection, thereby requiring frequent adjustment of the code characteristics to achieve the best performance. Thus it is necessary to have a large selection of codes to choose from. Furthermore, it is also desirable to be able to convey the selected code with a small number of parameters. Finally, for efficient implementation it is critical to use codes that can be encoded and decoded using common hardware structures.
The family of array LDPC codes possesses many of the desirable properties mentioned above. These codes were shown in [6] to provide excellent performance for DSL transmission. We now discuss the application of rate-compatible array LDPC codes that entail the advantage of efficient implementation to DSL systems.
As an example of a family of rate-compatible array LDPC codes suitable for DSL transmission, consider the set of parameter values j = 5, p = 67 and k = 25, which define an LDPC code of length N = 1675 and rate r = 0.800. Starting with the parity-check matrix of this code, a family of rate-compatible codes can be generated using the puncturing rule described by (5) . The resulting family of rate-compatible codes obtained by successively puncturing the leftmost p columns and the topmost p rows is shown in Table 1 . Note that the number of information bits in each code within the family is 1340. Progressively higher code rates are achieved by using fewer parity bits and parity checks. The puncturing scheme shown in Table  1 can be refined by allowing any intermediate number of code bits to be punctured. This way, the number of codes in the family can be increased significantly, and code rates that are intermediate to 0.800 and 0.909 can be achieved with a rather fine granularity. According to this construction, a rate-compatible code within a family can be uniquely specified by a single parameter, say q, with 0 3 q p ≤ ≤ . Families of rate-compatible codes can likewise be generated by fixing j = 5 and p = 67 and selecting different values for the parameter k. Examples are depicted in Fig. 3 , where each line segment corresponds to a family of rate-compatible punctured LDPC codes. The example of Table 1 is represented as the third line from the bottom. Clearly, more than one family of rate-compatible LDPC codes is required in practice to allow a sufficiently large range of code rates. Note that all the families share a common value for the parameter p and thus can still be efficiently implemented. Figure 4 shows the bit-error-rate performance of the four codes specified in Table 1 . It can be seen that, compared with the rate-1340/1675 code, the rate-1340/1608 code requires an additional 0.2 dB in E b /N 0 to achieve a bit-error rate of 10 -5 . The rate-1340/1541 and rate-1340/1474 codes require additionnal 1.0 dB and 2.5 dB in E b /N 0 , respectively. This is expected because of the increase in code rate. However, it is instructive to consider these results from another point of view. Following [7] , we compare the bit-error-rate performance of the codes to the threshold corresponding to regular LDPC codes of comparable rates. Figure 5 . Capacity of the binary input AWGN channel and threshold values for regular LDPC codes with different column weights j as a function of the code rate. Also shown is the performance of the family of punctured rate-compatible j = 5, k = 25, p = 67 array LDPC codes from Table 1 at bit error rates of 10 -5 . Figure 5 shows the capacity of the binary-input additive white Gaussian noise (AWGN) channel as a function of the code rate. Also shown in Fig. 5 are thresholds of regular LDPC codes with different column weights: the thresholds approach the capacity as the code rate increases. Furthermore, Fig. 5 depicts the E b /N 0 values corresponding to a bit error rate of 10 -5 for the four rate-compatible LDPC codes in Table 1 . The performance of the rate-1340/1675 code is 0.8 dB away from the threshold for j = 5. The rate-1340/1608 code is also π0.8 dB from the threshold for j = 4. The rate-1340/1541 code is π1.3 dB from the threshold for j = 3. Finally, the rate-1340/1474 code that has a maximum column weight of 2 has also been included in Fig. 5 . Compared with the threshold for j = 3, the gap in this case is more than 2 dB. This shows that the first three codes in this family of rate-compatible array LDPC codes perform quite well, although the puncturing appears to affect the performance of the fourth code significantly.
Recall that the thresholds are meaningful for code lengths approaching infinity, and the performance of practical codes is expected to be limited because of their finite lengths. The above results indicate that even with short code lengths, the performance penalty for most of the codes in the family of ratecompatible array LDPC codes is acceptable. Therefore, the array LDPC codes offer an attractive alternative for use as ratecompatible codes at high rates.
So far we have not addressed the multilevel transmission aspects of DSL systems. It has been shown in [6] that high-rate array LDPC codes achieve competitive performance gains for binary transmission as well as when applied to multilevel transmission for DSL systems. The key step of mapping the encoded bits to multilevel transmit symbols presented in [6] is equally applicable to rate-compatible LDPC codes and therefore is expected to yield similar performance advantages.
V. IMPLEMENTATION ASPECTS
Encoding for the family of rate-compatible LDPC codes defined above can be efficiently implemented. Efficient architectural solutions are also needed for the decoder. For the DSL application, we have seen that it may not be possible to cover the entire range of code parameters by means of a single family of rate-compatible codes. Hence, architectural solutions are needed in which high flexibility can be achieved with low additional hardware cost across all the families of rate-compatible codes. A possible approach is now briefly mentioned.
A flexible decoder architecture for array LDPC codes has recently been presented in [15] . This architecture accommodates various p parameter values efficiently by redefining only a so-called "switch unit" that implements the connectivity specified by the α matrix and its various powers in (6) . The decoder architecture can also easily be adapted to support various values of the k parameter with minimal modifications in decoder circuitry. Its use with a family of rate-compatible array LDPC codes requires further extension of the architecture to incorporate the nested puncturing process described in (5) . The key challenge here is the slight irregularity introduced by the triangular structure of the parity-check matrix. Efficient solutions to address this issue are currently under investigation.
VI. CONCLUSIONS
We presented the design of rate-compatible LDPC code families having code lengths and rates of practical interest. We assessed the performance characteristics of the codes by examining the influence of the puncturing process. Our results indicate that practical rate-compatible LDPC codes can indeed be obtained by the proposed method for medium to high code rates. As such, these codes are particularly suitable for application in DSL systems. Furthermore, they hold the promise of practical and efficient implementations supporting a wide range of code parameters. The application of automatic repeat request (ARQ) protocols in future DSL systems has been suggested by several authors, e.g., [16, 17] . Rate-compatible LDPC codes can also be used in this context, and the performance of such ARQ schemes is another topic of current research.
